This paper attempts to realize unpinned high-k insulator-semiconductor interfaces on air-exposed GaAs and In 0.53 Ga 0.47 As by using the Si interface control layer (Si ICL).
Introduction
In the main stream of silicon-based electronic, the ultimate scaling limit of Si MOS transistors is approaching rapidly [1, 2] . In order to extend the CMOS technology beyond this limit along the line of the so-called More Moore approach on the Si platform, intensive research efforts are currently going on to develop MOS transistors formed on high-mobility III-V channel materials. Here, the key point is realization of high performance high-k MOS gate stacks on III-V materials. Additionally, such gate stacks are also required for development of "Beyond CMOS" devices using III-V nanowire transistors.
However, surfaces of III-V materials are known to be very difficult to passivate due to strong tendency of Fermi level pinning at insulator-semiconductor (I-S) interfaces [3, 4] . For this, a new method of direct deposition of high-k insulators such as HfO 2 and Al 2 O 3 on III-V semiconductors by the atomic layer deposition (ALD) has recently become a popular approach [5] [6] [7] [8] [9] . In contrast to previous standard deposition technologies like thermal and plasma chemical vapour deposition (CVD), it is a much gentler process to surfaces with monolayer level control and some built-in in-process effect of interface self-cleaning and thinning of native oxides [7, 8] . However, a recent detailed study on the ALD Al 2 O 3 /GaAs interface [9] indicated existence of strong Fermi level pinning, and one is not sure whether such a direct deposition approach, although it is simple and practical, is truly viable for fabrication of high performance III-V MOS gate stacks.
In contrast to this, our method for surface passivation of III-V materials is a much more sophisticated one, inserting a Si interface control layer (Si ICL) at the I-S interface [10, 11] . Here, the Si ICL is grown in situ by molecular beam epitaxy (MBE) on the MBE-grown clean III-V surface. Using this method, we recently reported on successful fabrication of the HfO 2 /GaAs high-k MOS structure, realizing a completely unpinned I-S interface with a minimum of interface state density (D it ) of 1 x 10 11 eV -1 cm -2 or below [12, 13] . However, the drawback of this process is that it cannot be applied to standard III-V epitaxial wafers with air-exposed surfaces, because it requires in-situ MBE growth of both of the III-V material and the Si ICL. This is obviously a severe constraint for device fabrication in industrial environments.
To solve this difficulty, we attempt in this paper to make the Si ICL method applicable to air-exposed GaAs and InGaAs wafers. 
Experimental
The sample fabrication sequence is shown in Fig.1 . The sample piece taken from an air-exposed p-type GaAs wafer or p-type InGaAs/InP epitaxial wafer was subjected to a surface treatment. Then, it was introduced into the MBE chamber and a thermal cleaning was applied before the MBE growth of the Si ICL in order to remove residual native oxide components. Then, a Si ICL was grown at the substrate temperature of 300 o C up to 6 ML referening to our recent work [13] . The source was the Si k-cell heated at 1200 o C. After the growth of the Si ICL, an ultrathin SiN x buffer layer was formed by in-situ partial nitridation of the Si ICL by using a plasma radical beam source.
Then, the sample was annealed in UHV to remove physisorbed arsenic component.
Subsequently, the sample was taken out from the MBE chamber, and transferred to the ALD chamber. Here, the SiN x /Si structure effectively prevents subcutaneous oxidation during sample transfer in air in spite of the monolayer level thickness of the SiN x buffer layer, as confirmed previously [12] . As the main high-k insulator, an Al 2 O 3 film was deposited by the standard ALD process. Here, reactants were supplied in a pulse flow Ωcm.
For chemical characterization, the sample surface was studied by in-situ X-ray photoelectron spectroscopy (XPS) using Al kα source (1486.6 eV) at each step of sample fabrication.
For electrical characterization, capacitance-voltage (C-V) measurements were carried out on MIS capacitors. To make GaAs and InGaAs MIS capacitors, Al field o C in nitrogen for 3min. As reference samples, MIS structures without the Si ICL were also prepared.
Results and discussion

Removal of native oxide layer by an optimal chemical surface treatment
To make the Si ICL method applicable to air exposed III-V wafer, successful removal of native oxides from the surface is a key point. These uncontrolled native oxide layers must be removed by a suitable surface treatment prior to the Si ICL growth.
For this, we carried out a systematic study on oxide removal by wet chemical treatments. The aim was not simply to select a treatment which maximizes oxide removal after the chemical treatment, but to determine a treatment which makes the interface structure after the Si ICL growth as close as possible to that of the in-situ The series of XPS data taken on GaAs surface after the HF treatment are summarized in Fig.2 (b)-(d) . The time length for dipping the sample into the HF solution in the dark was as short as 40 sec which was the optimum condition that we empirically found. As shown in Fig. 2 (b) , the shape of Ga3d spectrum after HF treatment became almost the same as that from the MBE clean surface of GaAs, which indicated that the HF treatment removes the Ga oxide component rather efficiently, making the surface As-rich phase with As 2 O 3 and elemental As. Since it is easy to remove As components in UHV environment, we believe that this is the key feature which makes the HF treatment attractive for the present purpose. However, the Ga 2 O 3 component was not completely removed, because a small amount of Ga 2 O 3 component was detected in the more surface-sensitive Ga2p spectra as can be seen on the right of 
Thermal cleaning and MBE growth of Si ICL
Figure 2 (c) shows XPS spectra of the HF-treated GaAs surface taken after a thermal cleaning at 450 o C for 3min in UHV. As can be seen in Fig.2(c) , As-related surface components had completely disappeared after thermal cleaning. From the viewpoint of Si ICL growth, this is very favourable, since it reduces the chance of incorporation of
As into the Si ICL during its growth. In our experience, this removal of As components in a few minutes requires a temperature higher than 350 o C. For example, annealing at hand, the amount of Ga 2 O 3 slightly increased, and became visible on the Ga3d spectrum.
This is most likely due to oxidation of GaAs caused by dissociation of volatile As 2 O 3 component.
The XPS spectra taken after the MBE growth of the Si ICL at 300 o C are shown in Fig. 2 (d) . Here, it is clearly seen that Ga 2 O 3 component disappeared again. This time, disappearance is complete in the sense that it is not visible any more in the surface sensitive Ga 2p spectrum. It is highly likely that, by the presence of large amount of Si, the small amount of Ga 2 O 3 was deoxidized into Ga 2 O or fully deoxidized to produce SiO, and these products sublimed during the Si growth.
In addition to this, it is noted in Fig.2(d) that Ga-Si, As-Si and As-As bonding components newly appeared after the Si growth. Here, the Ga-Si component was observed only in the Ga3d spectrum, and not in the Ga3p spectrum. Considering the difference in the escape depth between Ga2p and Ga3d spectra, it indicates that the Ga-Si bonding exists at the bottom side of the Si ICL. This situation is very similar to that found in the Si ICL/GaAs structure formed by the in-situ process where As atoms play a role of the surfactant forming As-As and As-Si bonds on the top of the Si ICL and leaving Ga-Si bond at the bottom [6] . Thus, we can conclude that the Si ICL was grown on the GaAs surface forming a clean Si ICL/GaAs interface with a favourable bonding sequence.
A very similar result was also obtained on the air-exposed InGaAs surface after each step of processing, and this has been reported elsewhere in our preliminary study of formation of a HfO 2 /InGaAs structure [15] .
Furthermore, though the data is not shown here, the elemental As component persisted after surface nitridation of the Si ICL. This is again similar to the situation observed in the SiN x /Si ICL/GaAs structure formed by the UHV in-situ process [12] .
Therefore we carried out UHV annealing after surface nitridation in order to remove the elemental As, as shown in Fig.1 . We found that annealing at the temperature more than 430 o C was necessary for both GaAs and InGaAs. in order to remove the physisorbed As completely from the surface. This difference can be explained by the DIGS model by Hasegawa and Ohno [14] . According to this model, disorder of interface bonds produces a U-shaped gap state continuum of lower donor states and upper acceptor states. Here, the boundary between donor and acceptor states takes place at the charge neutrality level, E HO , where the state density becomes the minimum of the U-shaped distribution. The state density distribution is given empirically by the following exponential functional form.
Electrical characterization of interface using MIS capacitors.
where j refers to donor or acceptor state, D ito is the minimum state density, and n is the empirical fitting exponent. The position of E HO is determined by the band structure, and located at 0.47 eV above the conduction band for GaAs and InGaAs, obeying the so-called common anion rule [14] .
In Figs.4 and 6 , we see U-shaped D it distributions with the minimum values taking place near 0.5 eV, roughly following the above prediction. D it values also increase exponentially around the minimum point. Thus, the observed behavior is consistent with the DIGS model. The measured ranges of the bias-induced surface potential excursion are plotted in Fig.7 with respect to E HO for Si ICL-controlled GaAs and InGaAs MIS systems. We note a striking similarity of the surface potential excursion range with respect to E HO between the present two systems. It strongly suggests that the degree of interface order is similar between two systems due to the similarity of processing. On the other hand, the previous in-situ processing gave a much wider range for GaAs as also shown by a white column in Fig.7 . Thus, although we could not detect a large difference between the ex-situ and in-situ methods by the XPS characterization, there must be sub-monolayer-level difference in the structure which makes the in-situ process better that the carefully controlled ex-situ process. This seems not surprising from the experience of the delicateness of the semiconductor epitaxial growth. It also indicates that, since the state density increases exponentially around E HO , surface passivation of GaAs is, in general, much more difficult than that of InGaAs due to the fact that energy distance between the conduction band edge and the charge neutrality level is much larger.
Conclusion
In this paper, we made an effort to make our Si ICL method applicable to air-exposed GaAs and InGaAs wafers. As the high-k MIS insulator, an Al 2 O 3 film by 
